Abstract-This paper presents a 20-b read-out IC with 40-mV full-scale range that is intended for use with bridge transducers. It consists of a current-feedback instrumentation amplifier (CFIA) followed by a switched-capacitor incremental ADC. The CFIA's offset and noise are mitigated by chopping, while its gain accuracy and gain drift are improved by applying dynamic element matching to its input and feedback transconductors. Their mismatch is reduced by a digitally assisted correction loop, which further reduces the CFIA's gain drift. Finally, bulk-biasing and impedance-balancing techniques are used to reduce the common-mode dependency of these transconductors, which would otherwise limit the achievable gain accuracy. The combination of these techniques enables the read-out IC to achieve 140-dB CMRR, a worst-case gain error of 0.04% over a 0-2.5 V common-mode range, a maximum gain drift of 0.7 ppm/ C and an INL of 5 ppm. After applying nested-chopping, the read-out IC achieves 50-nV offset, 6-nV/ C offset drift, a thermal noise floor of 16.2 nV/ Hz and a 0.1-mHz noise corner. Implemented in a 0.7-m CMOS technology, the prototype read-out IC consumes 270 A from a 5-V supply.
I. INTRODUCTION

P
RECISION bridge transducers such as strain gauges and thermistors typically output low frequency signals with millivolt levels. To process such signals, read-out integratedcircuits (ICs) with low noise, low offset, and high accuracy are required. Since the sensor and read-out IC are usually calibrated as a single system, the read-out IC should also exhibit low offset and gain drift (a few ppm C) so as to maintain system accuracy over temperature. As shown in Fig. 1(a) , a typical read-out IC consists of a precision instrumentation amplifier (IA) followed by a high-resolution analog-to-digital converter (ADC) [1] , [2] . The IA provides high input impedance and relaxes the offset and noise requirements of the ADC.
The IAs used in previous precision read-out ICs have generally employed either switched-capacitor (SC) [3] , [4] or two-opamp topologies [5] . Although these topologies achieve high linearity and gain accuracy, they are inherently power-inefficient either due to noise folding or the need for two high-gain amplifiers. Furthermore, in the case of an SC IA, an additional power-hungry input buffer is usually necessary to provide the high input impedance required for bridge read-out [3] . A read-out IC based on an SC IA consumed 80 mW to achieve 18-b resolution with 10 mV full-scale [3] , while a read-out IC based on a two-opamp IA dissipated 40 mW to achieve 19-b resolution with 28 mV full-scale [5] .
In contrast, indirect current-feedback IAs (CFIAs) can be more power-efficient, since they avoid noise folding and only require a single output stage [6] - [9] . Although capacitively coupled IAs (CCIAs) are even more power-efficient than CFIAs [10] and have been applied to a read-out IC that achieves a low noise level of 6.7 nV [11] , their input impedances are somewhat limited by the switching impedance of input capacitors. To achieve high input impedance for bridge read-out, a precision CFIA has been reported in [6] that achieves microvolt-level offset, a 15-nV noise density, and a 1-mHz noise corner, while only dissipating 1.2 mW. However, it suffers from limited linearity and gain accuracy (0.5%). The main objective of this work is to explore ways in which this CFIA can be combined with an ADC without compromising the amplifier's offset and noise performance and simultaneously improving its linearity, gain accuracy, and gain drift.
As shown in Fig. 1(b) , the closed-loop gain of a CFIA is given by . When precision gain-setting resistors ( and ) are used, the CFIA's gain accuracy is mainly determined by the mismatch between the input and feedback transconductors ( and ) . The gain accuracy can be improved by resistor degeneration [13] , [14] , since resistors can be made to match better than transistors-either by careful layout or by trimming. However, for a given transconductance, this approach will result in significantly increased power consumption. Without sacrificing power efficiency, dynamic element matching (DEM) can be applied to and to average out their mismatch, thus permitting the use of simple and power-efficient stages [12] , [15] - [17] . However, the transconductance of a differential pair will exhibit a certain dependency on the CM input voltage. Thus, any difference in the input and output CM voltages of a CFIA will give rise to a CM-dependent mismatch that cannot be removed by DEM and which will limit the ultimate gain accuracy (0.12%) [12] .
This paper presents a 20-b read-out IC with improved gain accuracy and offset. It consists of a CFIA and a 21-b switched-ca- pacitor (SC) incremental ADC. DEM is applied to improve the CFIA's gain accuracy and gain drift, while the intrinsic mismatch is reduced by a digitally assisted gain error-correction scheme, which further reduces the CFIA's gain drift. Finally, bulk biasing and impedance balancing techniques are used to reduce the CM-dependent error of the stages [17] . In [12] and [17] , a multistage chopping technique has been applied to achieve mHz noise corner and microvolt-level offset. In this work, however, a simpler nested-chopping scheme is employed in which input stage chopping (in the CFIA) is combined with system-level chopping (of the entire read-out IC). This paper is organized as follows. Section II describes the techniques used to improve the gain accuracy of the read-out IC. Section III discusses the offset and noise-reduction techniques used in the read-out IC. Section IV summarizes all of the error-correction techniques. Sections V and VI present the implementation of the CFIA and the ADC, respectively. The measurement results are presented in Section VII, and the paper ends with conclusions. Fig. 2 shows the block diagram of the read-out IC. It consists of a CFIA and an incremental ADC. Since the ADC's gain is defined by SC techniques, it is very well defined. However, the CFIA's gain accuracy is limited by the mismatch of the input and feedback transconductors (assuming the use of precision gain-setting resistors), and this, in turn, limits the gain accuracy of the entire read-out IC. Here, we explore the use of DEM to average out this mismatch. Furthermore, system-level collaboration between the CFIA and the ADC is used to further reduce the CFIA's gain drift. 
II. GAIN ACCURACY IMPROVEMENT TECHNIQUES
A. Dynamic Element Matching
To average out the mismatch between the input and feedback transconductors, DEM is applied by periodically swapping the two transconductors shown in Fig. 3(a) . This process causes their mismatch to periodically appear in the input and feedback paths. The resulting gain error after applying DEM is then given by Gain Error for
The application of DEM reduces the mismatch from to , e.g., for a typical mismatch of 2%, the gain error can be reduced to 0.02%.
However, a CFIA typically operates with different input and feedback CM voltages. Due to their finite CMRR, the input and feedback transconductors will then exhibit a CM-dependent mismatch . Unlike the static mismatch used in (1), this CM-dependent mismatch is always present and cannot be suppressed by DEM. The resulting gain error is given by Gain Error for (2) This mismatch, in the order of 0.12% [12] , is the dominant source of gain inaccuracy. In Section V, a circuit-level technique will be proposed to address this problem. This issue will thus be neglected in the following analysis.
Another issue with the different CM levels of the CFIA's input and output is that swapping the inputs of and results in large voltage spikes at the CFIA's output. To avoid sampling these spikes, the DEM multiplexer's state is only altered during the reset period at the start of every AD conversion [ Fig. 3(a) ].
B. Digitally Assisted Gain Error-Correction Scheme
Although the use of DEM reduces the mismatch from to , it will still vary over temperature, causing a gain drift of around 5 ppm C [12] . To reduce gain drift further, the intrinsic mismatch should be minimized [12] . Therefore, a gain-error correction (GEC) scheme is used and is implemented in a digitally assisted manner to minimize the complexity and area of the analog circuitry required. Fig. 3(a) shows the GEC scheme consisting of a ADC, a digital back-end, and a 6-b DAC. The GEC path trims the mismatch by tuning the tail currents of and via transconductor . To achieve a targeted gain error of 0.02%, considering an initial gain error of the CFIA to be 1%, 6-b resolution is required for the DAC. The DAC is implemented as an over-sampled DAC consisting of an interpolation filter, a digital modulator, and an RC low-pass filter (LPF). For flexibility, the interpolation filter and the digital modulator were implemented in an external FPGA.
The GEC scheme uses linear interpolation to determine the appropriate calibration voltage during the startup and Fig. 3(b) shows its concept. By applying a fixed dc signal to the CFIA, the appropriate value of can be determined within two DEM periods. In the first DEM period, the maximum calibration voltage within the DAC's output range is applied to the inputs of . The decimated results of two conversions within one DEM period are given by (3) (4) where is the initial mismatch of and , is the extra mismatch induced by . In the digital backend, the output-referred mismatch error due to ( ) can then be determined from the difference of the two conversion results given by (3) and (4) as (5) which is denoted by point A in Fig. 3(b) . In the second DEM period, the minimum signal within the DAC's output range is applied to . Similarly, the output-referred mismatch error due to ( ) can also be determined as (6) which is denoted by point B in Fig. 3 (b). Under the condition that the DAC's output range is a linear function of the induced mismatch and that it is larger than the worst case static mismatch of and , the optimal calibration voltage that minimizes the mismatch error (point C) can then be found by linear interpolation. To ensure the necessary linearity, a 6-b DAC was used. Since the calibration voltage is found within two DEM periods, one decimated output is also chosen to be the average result of two DEM periods, i.e., one decimated output requires four conversions. The averaging function is implemented in the digital backend.
Since and are biased in weak inversion for maximum power efficiency, their mismatch can be tuned by adjusting their tail currents via . To attenuate the noise contribution of the GEC path, the is implemented with resistordegeneration stage ( ), and thus the voltage across the input of is indeed a linear function of the induced mismatch. Since the calibration voltage is determined by the ratio of gain errors at points A and B, the value of the fixed dc input during calibration does not need to be known. After finding the calibration voltage , the digital word applied to the DAC is frozen and the read-out IC starts normal operation.
III. OFFSET AND FLICKER NOISE REDUCTION TECHNIQUES
The CFIA is designed to have a gain of 100, thus relaxing the requirement on the ADC's noise and offset. Since most sensor applications operate near dc, a 5-Hz signal bandwidth is targeted. The CFIA's 15-nV noise density then corresponds to a 20-b resolution over a 40 mV full-scale range. To maintain this, the ADC is designed to have 21-b resolution with the same bandwidth. At low frequencies, offset and noise are the dominant error sources. To mitigate these errors, nested-chopping techniques can be applied in at least two various ways. Two of these will be described here. Fig. 4(a) shows a simplified block diagram of the implemented three-stage CFIA. In previous work, the input and intermediate stages of the CFIA were both chopped, so as to suppress their own noise while providing sufficient gain to suppress the input-referred noise of the (unchopped) output stage [6] . However, the resulting up-modulated offset and noise then gave rise to a few hundred millivolts of chopper ripple at the CFIA's output.
A. Previous Approach (Multistage Chopping and System-Level Chopping)
In [12] , the input stages were chopped at 30 kHz, which was chosen to be slightly above their corner frequency and equal to the sampling frequency of ADC. The resulting ripple was removed by a continuous-time ripple-reduction loop (RRL) (Fig. 5) , which synchronously demodulated the CFIA's output chopper ripple and used the information to null the offset and, hence, the ripple [6] . The intermediate stage was chopped in a bitstream-controlled (BSC) manner [18] , so as to eliminate the correlation between the chopper ripple and the quantization noise. The entire read-out IC was then chopped once every two conversions and the low-frequency ripple was averaged in the digital decimation filter, resulting in a worst-case offset of 200 nV. However, this is still higher than expected, since the residual offset after system-level chopping should theoretically be limited by the system's resolution (50 nV).
B. Proposed Approach (Input-Stage Chopping Combined With System-Level Chopping)
In this work, a nested-chopping scheme that simply combines input stage chopping (in the CFIA) with system-level chopping (of the whole read-out IC) is shown to achieve much lower (tens of nanovolts) offset and a sub-mHz noise corner. The key observation is that system-level chopping efficiently reduces the residual noise after input-stage-chopping. As a result, the intermediate stage no longer needs to be chopped, thus avoiding a potential source of residual offset and ripple. As in [12] , an RRL is applied to reduce the ripple associated with the chopped input and feedback transconductors.
Applying DEM could give rise to some residual offset due to the difference between the input and feedback CM voltages. To average out such errors, the frequency of the system-level chopper is chosen to be the half of the DEM frequency, and thus one digital output is the average result of four ADC conversions. Instead of using a "0011" pattern for the system-level chopper in four conversions [12] , a "0110" pattern [19] is chosen in this work as shown in Fig. 6 . Assuming that is the dc input signal, is the read-out IC's low-frequency error due to offset, drift, and noise, and is the digital output of one system-level chopping period. When applying system-level chopping with "0011" pattern, the output can be expressed as (7) Fig. 6 . System-level chopping of read-out IC and the associated timing. However, after applying "0110" pattern, can be expressed as (8) Fig. 7 shows the transfer functions of these two chopping patterns on the low-frequency errors. It can be seen that the "0110" pattern achieves much better rejection of low-frequency errors because of the second-order noise shaping, while the "0011" pattern only exhibits a first-order noise shaping, as shown in Fig. 7 . More intuitively, it can be seen that, unlike the "0011" pattern, the "0110" pattern can exactly compensate for any offset drift that is a linear function of time.
In addition to reducing offset, system-level-chopping also effectively suppresses the CFIA's noise. Input-stage chopping reduces the noise corner from 10 kHz to about 0.3 Hz. Therefore, as long as the system-level chopping frequency is higher than this, it will effectively suppress the residual noise.
Simulations with periodic steady-state (PSS) and periodic noise analysis (PNOISE) tools of Spectre RF [20] were made to confirm the validity of above analysis. Fig. 8 shows the simulated input-referred noise spectrum of the read-out IC with various noise suppression techniques. The combination of the input-stage chopping and system-level chopping achieves the lowest noise corner frequency: 0.1 mHz.
IV. SYSTEM-LEVEL OVERVIEW Fig. 9 shows the proposed read-out IC and its associated timing diagram. Table I summarizes the errors and the associated error-correction techniques applied in this work. The noise and offset of the read-out IC is suppressed by a nested-chopping scheme that combines input stage chopping (in the CFIA) with system-level chopping (of the whole read-out IC). The chopper ripple of the input stage is suppressed by a ripple reduction loop, while further suppression is obtained by ensuring that the succeeding ADC only samples at the zero crossings of any residual ripple. The gain error associated with the mismatch of the CFIA's input stages is averaged out by the use of DEM. A digitally assisted gain error correction scheme trims the mismatch, thus improving gain error and gain drift further. . In contrast to [6] , the input and feedback Gm stages have been modified to improve their CM immunity.
A. Input and Feedback Stages
As indicated by (2), the CM-dependent transconductance of and leads to a CM-dependent gain error and hence limits the gain accuracy even with DEM applied. To improve gain accuracy, the transconductances of and should be constant over the input CM range. Fig. 10 shows the input and feedback stages used in [6] , [12] . Their CM dependency is mitigated by cascading the input transistors with low-threshold devices -. Transistors -operate in weak inversion for the best power efficiency. The resulting drain-source voltage of equals the threshold difference of and is only about 0.18 V in this process. This small limits the output impedance of the input stages. The threshold difference between and can be increased by using a bulk biasing technique. This can be done in two different manners: reducing the threshold of or increasing the threshold of . The threshold of can be reduced by adding a resistor between the source of and the bulk of , as shown in Fig. 11(a) . The voltage drop across will reduce the threshold of . However, this approach requires an extra bias current source , leading to a power increase. To avoid this, the threshold of can be increased by adding a resistor between source and bulk of and as shown in Fig. 11(b) . Due to the body effect, the voltage drop across increases the threshold of from about 0.9 to 1 V. As a result, the output impedance of the input stages is boosted from 200 to 500 M .
In the circuit of Fig. 10 , two opposing effects influence the of the input (or feedback) stage. As shown in Fig. 12 , when the CM voltage increases, the of also increases due to channel-length modulation [ Fig. 12(a) ], leading to an increased [ Fig. 12(b) ]. On the other hand, the increased CM voltage reduces the headroom of the tail current source [ Fig. 12(a) ], hence reducing the tail current and thus the of the input differential pair [ Fig. 12(b) ]. These two opposing effects might compensate each other and provide an improved CMRR. However, the effect of channel-length modulation on is much larger than the effect of the reduced bias current provided by . Fig. 13 shows the simulated variations of the input stage for an input CM range of 0.1 to 2.8 V. If the tail current source of the input differential pair is ideal, the of the differential pair varies 0.6% over the CM range. If the cascode current source shown in Fig. 10 is used, the variations affected by the differential pair and the tail current source partially compensate, because they are configured differently and the CM sensitivity of these two circuits differ. This results in a reduced variation of 0.07%. To make the CM sensitivity between the input differential pair and the tail current source exactly compensate each, the same cascode configuration with the same current density are applied in both as shown in Fig. 14 . This configuration ensures that the two opposing effects have nominally the same absolute CM sensitivity and are thus well compensated with each other. As shown in Fig. 13 , the combination of bulk-biasing and impedance-balancing techniques reduces the variation from 0.07% to 0.02% (typical corner) over the input CM range.
The maximum variation over all process corners is reduced from 0.089% (with Fig. 10 ) to 0.033% (with Fig. 14) .
VI. ADC REALIZATION
The output of the CFIA is digitized by a second-order incremental ADC, which consists of a modulator and a decimation filter. Here, the target resolution of the ADC is 21 b within a 5-Hz signal bandwidth in order to maintain the SNR of the CFIA. The reference voltage of the ADC is set to 5 V at which it achieves 4-V input full scale, which corresponds to a noise density of 600 nV in the signal band. Since the CFIA has a nominal gain of 100, the input-referred noise density of the ADC is 6 nV , which is sufficiently low when compared with the CFIA's noise density of 15 nV . Fig. 15(a) shows the block diagram of the second-order modulator, which employs feedforward topology to relax the linearity and slewing requirements of the integrators [21] . To sufficiently filter out the quantization noise, a filter is used for the decimation filter. The second-order ADC can obtain 21-b resolution in 5200 clock cycles with four subconversions of 1300 cycles. To obtain a conversion time less than 0.2 s, the required sampling frequency is only 30 kHz, which equals the chopping frequency of the CFIA. The system-level chopping frequency is then determined as 30 kHz 5200 6 Hz, which is sufficient to suppress the residual noise of the CFIA after input-stage chopping. Fig. 15(b) shows the schematic diagram of the second order modulator. For maximum linearity, it employs a single-bit DAC. Furthermore, the same sampling capacitor is used to sample both the input and feedback signals. As a result, the modulator's gain accuracy is not limited by capacitor mismatch. To meet the thermal noise requirement 3 pF. As shown in Fig. 2 , the ADC's references and are connected to the reference of the bridge transducers in a ratio-metric manner, which means that the accuracy of the reference does not affect the system's gain accuracy. The first integrator essentially determines the accuracy of the modulator. The first integrator is therefore designed for complete settling. The first amplifier is implemented with a two-stage Miller-compensated OTA consisting of a gain-boosted telescopic first stage and a second stage with a 3-V output swing, to minimize the effect of the nonlinear dc gain [22] . The gain variation is optimized to be less than 10 dB over a 2.5-V output swing at a 150-dB nominal dc gain. The first OTA has a UGB of 250 kHz with 8-pF load capacitor and draws only 38 A. Due to the CFIA's gain of 100, the required offset level of the ADC is at the microvolt level. To achieve this, the first integrator is auto-zeroed. After applying auto-zeroing, the residual offset is then mainly due to the charge injection mismatch of switches. This will then be removed by system-level chopping. Since the errors in the second integrator are attenuated by the loop gain of the first integrator, no offset cancellation or gain boosting techniques are necessary in the second stage. The second OTA has a 100-dB dc gain and a UGB of 60 kHz with 6-pF load capacitor while consuming only 8 A.
A passive adder is used for the feed-forward adder at the quantizer input. The feedforward coefficients are determined by the ratio among feedforward capacitors. Clocks with delayed falling edges (e.g., ) are used to prevent signal-dependent charge injection. The quantizer makes decision at the end of the sampling frequency when the passive adder is fully settled.
VII. MEASUREMENT RESULTS
The read-out IC is fabricated in a standard 0.7-m CMOS process. Fig. 16 shows chip microphotograph with an active area of 6 mm . All of the results are verified with ten samples from one batch in a DIL package.
A. DC Measurements
The noise spectrum of the ROIC is shown in Fig. 17(a) . In order to demonstrate the noise-shaping spectrum of the read-out IC, the system-level chopping and DEM have been turned off. The noise spectrum of the ROIC is measured with samples [ Fig. 17(a) ]. The ADC's sampling frequency and input stage chopping frequency were lowered to 10 kHz to achieve more frequency resolution (10 kHz/ 2 0.596 mHz). It can be seen that the noise level is flat down to 1 mHz with a noise density of 16.2 nV , corresponding to a resolution of 20 b with respect to a full-scale range of 40 mV in 5-Hz bandwidth. To eliminate the low-frequency lobe, the read-out IC's offset is [12] . (a) DEM and system-level chopping off and RRL "on." (b) DEM and system-level chopping off and RRL "on" and "off." removed before the FFT computation. As seen from the zeroinput spectrum in Fig. 17(a) , the noise level of the read-out IC is mainly limited by the thermal noise. Fig. 17(b) shows the output noise spectrum of the read-out IC with RRL turned "on" and "off." The necessity of the RRL is clearly seen. The use of a RRL eliminates the sampling uncertainty. The result is a flat noise spectrum down to 1 mHz.
To test the effectiveness of the proposed nested chopping on suppressing the noise, the chopper in the intermediate stage is turned off, while input and system-level chopping are both on. Fig. 18 shows the measured noise spectrum with decimated output. The noise corner is suppressed below 0.1 mHz. Fig. 19 shows the measured gain error histogram with the same input and feedback CM voltage (2.5 V). Applying DEM to the CFIA reduces the gain error from 6000 to 35 ppm. Applying the GEC path further reduces the gain error to 16.5 ppm. However, the worst case gain error drops to 0.12% when the input and output stages are at different CM voltages [12] . Fig. 20 shows the measured CMRR and the worst case gain error. By using the proposed input stages in the CFIA, the typical CMRR of the read-out IC is improved from 130 dB to 140 dB. It also achieves an improved worst case gain error of 0.04% over a CM range of 0-2.5 V, which is a 3 improvement compared with [12] . Fig. 21 shows the measured gain drift and integral nonlinearity (INL) of the read-out IC. The use of DEM improves the maximum gain drift from 6.1 to 4.3 ppm C and further applying GEC improves the gain drift to 1.2 ppm C (with a typical value of 0.7 ppm C). The CFIA determines the INL of the read-out IC, since the measured INL of the ADC is only around 1 ppm. The use of DEM improves the INL from 35 to 5 ppm [ Fig. 21(b) ]. After turning on the GEC, the INL improvement is minor. Fig. 22 shows the measured offset histograms with different chopping strategies. With only multistage chopping, the worst case offset is 4.6 V. Turning on the system-level chopping reduces offset to less than 200 nV [12] . As discussed in Section III-B, the combination of input stage chopping and system-level chopping results in 48-nV offset, which is mainly limited by the resolution of the read-out IC. The offset drift is obtained by measuring the offset variation over a small temperature range (27 C to 50 C). The worst-case offset drift is also reduced from 7.6 [12] to 6 nV C.
B. Performance Summary
The performance of the read-out IC is summarized in Table II and compared with that of other state-of-the-art devices [4] , [5] , [12] , [23] , [24] . The read-out IC achieves a typical gain drift of 0.7 ppm C and a 5-ppm INL at a gain of 100. Furthermore, the simple nested-chopping scheme enables to achieve 0.1-mHz noise corner, a maximum offset of 48 nV, and an offset drift of 6 nV C. Compared with other designs, this work achieves the best gain error of 0.04%, 20 better offset and 1.5 better Fig. 22 . Measured offset histograms. gain drift than that of [23] . Moreover, this work only consumes a 270-A supply current from a 5-V supply.
VIII. CONCLUSION
To interface bridge transducers, a power-efficient low-drift 20-b read-out IC has been presented that consists of a chopper CFIA and an SC incremental ADC. To improve gain accuracy, DEM is applied in CFIA to average out the mismatch between the input and feedback transconductors. To reduce gain error and gain drift further, a digitally assisted gain error correction scheme is applied to compensate for the mismatch. Since the CM dependency of the input and feedback transconductors limits the final gain accuracy, bulk-biasing and impedance-balancing techniques are applied to improve CM immunity. Finally, a nested-chopping scheme that combines input stage chopping (in the CFIA) and system-level chopping (of the entire read-out IC) is employed to achieve sub-mHz noise corner and nanovolt-level offset. Measurement results show that the offset and drift performance of the proposed read-out IC exceeds the state of the art. These qualities make the proposed read-out IC very suitable for demanding bridge transducer applications, which require low thermal and noise, high accuracy, low drift, and simultaneously low power consumption.
